Abstract-This paper presents a capacitive modulator design and modeling using poly-si and silicon technologies. We propose a methodology involving the entire modulator design process, from the optical design, charge distribution calculation and small-signal RF analysis. Thus, in the case of silicon photonics modulators, the paper proposes means to optimize the trade-offs among several figures of merit. It is shown that high bandwidth operation (>30 GHz) can be achieved by sacrificing a little the modulation efficiency.
I. INTRODUCTION
Optical technologies are playing a crucial role in sustaining high bandwidth demand. Due to the exponential increase in data consumption by fixed and mobile broadband subscribers, growing bandwidth demand by high-definition video services, silicon photonics devices emerges as a potential solution for future generations of optical fiber systems, from shortreach interconnect, access and metropolitan networks [1] . One of the main advantages of silicon photonics technologies is its compatibility with complementary metal-oxidesemiconductor (CMOS) processes, which enables monolithic integration with electronic circuits. In addition, the CMOS technology has the potential for delivering reliable devices and large manufacturing scale, resulting in a low cost per device.
High-speed modulators based on the carrier depletion mechanism have been investigated for years [2] . These types of devices have modulation efficiency in the order of 2 V.cm, which requires long modulators (>3 mm) to have low V π . Because of that, the modulator behaves as travelling-wave since its length is longer than the RF wavelength. On the other hand, capacitive modulators that use carrier accumulation mechanism can have modulation efficiency an order of magnitude higher than depletion modulators [3] , decreasing the modulator length required. In this way, the modulator behaves as a lumped element which simplify its design [4] .
Capacitive modulators can be implemented by using an layer of poly-Si above the silicon waveguide, with a thin oxide layer as a gate. The use of poly-Si is compatible with CMOS process and present in most silicon-on-insulator (SOI) platforms [5] . High performance capacitive modulators in this configuration have been reported in [3] , [6] , [7] . Due to their high bandwidth performance and modulation efficiency, such devices continue to be studied to provide increasingly efficient parameters.
The main objective of this work is to propose a design methodology to study the behaviour of the capacitive modulators with poly-Si configuration. Some device parameters such as waveguide width, doping conditions and gate thickness are studied to explore the trade-off between modulation efficiency, optical loss and modulation bandwidth.
The paper is organized in five parts. Section II addresses the device structure that will be modeled based on commercially available technologies. By means of modal analysis, in section III the waveguide width is discussed. Section IV targets the best charge distribution to assess loss and modulation efficiency. Section V performs a dynamic analysis of the modulator, from modulation efficiency to bandwidth by means of RF analysis. Finally, section VI presents a brief conclusion. Figure 1 shows the modulator schematic, where W is the waveguide width, t gate is the oxide gate thickness, t poly is the poly-Si thickness, t Si is the silicon thickness and, finally, t slab is the Si slab thickness.
II. DEVICE STRUCTURE
It is possible to observe that the poly-Si has n-type doping and the silicon has p-type doping. The doping level becomes higher when the colors (blue and red) become darker. There-978-1-5386-6702-6/18/$31.00 ©2018 IEEE fore, the modulator is designated with three concentration levels.
Due to the unavailability of real poly-Si parameters for an accurate simulation, we chose to use silicon parameters in both parts of the waveguide, the top and bottom region. The device's dimensional parameters were defined as: t poly = 160 nm, t Si = 220 nm, t slab = 70 nm and t gate = 15 nm, which are in accordance with most SOI platforms. A study of the w 1 and w 2 widths will be discussed to optimize the tradeoff between optical insertion loss and modulation bandwidth (access resistance). The ratio between these parameters was set to w 1 + w 2 = 1 µm to minimize propagation loss [7] .
High PBODY/NBODY doping was set according to foundry parameters. The corresponding resistivity for each doping concentration was calculated as:
where W i is the width that corresponds a certain part of the device. In this case, W i can assume the following values: W , w 1 or w 2 (see Fig. 1 ). The sheet resistance is obtained from experimental results in the PDK library [5] .
In the electrical charge simulation, reverse bias voltages from 0 to -3 volts were applied on the metal gate, while the other metal was designated as ground, as shown in Fig. 1 .
Finally, all optical and charge simulations (optical and static designs) were performed using commercial LUMERICAL products. The RF simulation part (RF design) was implemented in commercial MATLAB software.
III. OPTICAL DESIGN
To design the device, the waveguide width (W ) was swept from 300 to 700 nm in steps of 10 nm. Thus, by sweeping W , it is possible to observe the fundamental propagation mode and select a W value which provides a single propagation mode through the waveguide with high optical confinement. Figure 2 shows this analysis. Figure 2a shows that, during the W sweep, three modes are found in the structure. The fundamental propagation TE mode is highlighted in blue. Since we want to avoid higher order modes, we choose W = 500 nm so that only the fundamental mode propagates. Values above 500 nm can provide other unwanted modes. On the other hand, values below 500 nm can result in low optical confinement and hence lower modulation efficiency. Figure 2b shows the E-field intensity profile in the waveguide. Therefore, from this point, W will be set to 500 nm.
IV. STATIC MODELING
After the optical design, the next step is to calculate modulation efficiency and optical loss as function of the applied voltage.
First, the charge distribution was calculated for several applied voltages using a numerical software. Doping profiles were considered homogeneous in the waveguide. Then, the charge distribution was transferred to the modal solver. The refractive index and absorption variation as function of the charge concentration is calculated using Soref's equations for 1.55 µm wavelength [8] .
∆α(x,y)=8.5×10 −18 Ne(x,y)+6×10
where N e is the electron and N h is the hole concentration. The effective index is found using the overlap integral [4] :
where n(x, y) = n Si + ∆n(x, y) and E(x, y) is the fundamental mode electric field distribution. The optical insertion loss is found in the same way. When addressing silicon modulators, the modulation efficiency (V π ×L) is the most discussed figure of merit to evaluate the device performance. In the case of silicon photonics modulators, when subjected to a voltage, the product V π × L varies non-linearly due to nonlinear variation of the silicon refractive index. In this way, the product can be calculated as [9] :
where λ is the wavelength and dn ef f is the refractive index variation caused by the voltage variation (dV ) applied on the metal gate.
A. Doping concentration analysis
In this analysis the modulation efficiency and loss were observed as function of the doping concentration. For the fundamental mode, Fig. 3 outlines the optical loss level and the modulation efficiency in relation to the carrier concentration in the waveguide, for three typical reverse bias voltage. The legend indicates the different V bias for both V π × L and its corresponding optical loss. In Fig. 3 , it can be observed the trade-off between optical loss and modulation efficiency. As optical modulators must be designed to operate with low optical loss and high modulating efficiency (low V π ×L), a figure of merit (FOM, given in V.dB) is defined according to [10] to maximizes such trade-off, with the lowest value being the ideal result for this performance, as shown in Fig. 4 . Observing Fig. 4 , it can be seen that the lowest FOM value is in the lowest doping. However, comparing Fig. 3 and Fig. 4 , it is evident that low doping is not the best choice, since low doping results in high values of V π × L, especially when V bias = -1 V (see Fig. 3 ). In addition, low doping increase the access resistance, which penalize modulation bandwidth. For this reason, three candidate doping profiles for the modulator design were considered, 5 × 10 16 , 1 × 10 17 and 5×10 17 cm −3 .
B. Doping width analysis
In the following, figures of merit were evaluated in relation to the doping width applied in the waveguide, being w 1 and w 2 , as outlined in Fig. 1 .
Concerning these two parameters, there is a trade-off between optical loss and modulation bandwidth. If the xBODY doping is too close to the waveguide, the optical mode will suffer higher optical loss. However, the access resistance will be lower, which improves modulation bandwidth. Figure 5 presents the estimated optical loss as function of w 2 .
In Fig. 5 , the loss remains constant when the w 2 value increases to a certain limit. However, from this limit, this figure of merit increases exponentially, which is not interesting for our application. The conclusion is that w 2 = 600 nm (w 1 = 400 nm) to optimize this trade-off. The same values can be found to the two other doping concentration values.
V. DYNAMIC MODELING
After discussing the capacitive modulator structure as well as some of its main figures of merit, this section presents a general small-signal RF analysis to estimate its modulation bandwidth. 
A. Capacitance analysis
The oxide gate capacitance is obtained directly from the numerical charge solver. As an example, Fig. 6 presents the capacitance per unit length for several bias voltages. In Fig. 6 , when increasing the reverse bias from 0 to 3 Volts, the capacitance per unit length varies between 0.81 and 1.30 fF/µm. As modulators are designed to operate at the highest modulation speed, low capacitances are required. TABLE I summarizes the three figures of merit optimized for the three dopant concentrations analyzed.
B. Electro-optical bandwidth analysis
The EO bandwidth is calculated from the method described in [4] using the RF transmission coefficient (accounting the impedance mismatch) and the system transfer function. Figure 7 shows the RLC equivalent circuit model for the configuration proposed in this paper, where In Fig. 7 , L 1 is the transmission line inductance, C 0 is the pad parasitic capacitance and C 1 is the capacitance on the oxide gate. In addition, it is possible to observe the configuration parameters of the transmission line, where W mt is the metal width and W gap is the gap between the two metal lines. Due to line and input impedance, the RF voltage transmission can be written as:
where Z l represents the equivalent load (R eq L 1 C 1 ||C 0 ), Z 0 is the input characteristic impedance and ω is the angular frequency of the electric signal. In addition, in (7), it is possible to observe the system transfer function H(jω), ratio between the voltage on oxide gate and the input voltage (V s ).
Finally, the electro-optical response can be written as:
Considering the device manufacture in the near future, the equivalent resistance as well as the waveguide doping concentration were calculated according to the parameters provided by IMEC's multi-project wafer (MPW) [5] . In this way, R eq is ∼7.1 Ω.mm and P1/N1 is ∼5 × 10 17 cm −3 . The inductance (L 1 ) as a function of the operation frequency in the transmission line were calculated according to the coplanar waveguide (CPW) model proposed by Heinrich [11] . Finally, in order to provide higher bandwidth, the input characteristic impedance was set to 5 Ω, as proposed in [12] . In TABLE II, it is possible to note that the electro-optical bandwidth increases with the gate thickness. However, the device configuration will be the designer's choice, since the modulation efficiency behaves inversely to EO bandwidth. Figure 8 outlines the electro-optical response for three t gate points. For the analysis of these three curves, the transmission line parameters W mt and W gap were set to ∼64 µm and ∼24 µm, respectively. 
VI. CONCLUSION
In this paper we present a methodology to design and optimize silicon photonics modulators based on capacitive junction. Trade-offs between modulation efficiency, optical loss, modulation speed and EO bandwidth are analyzed with respect to a few modulator physical and geometrical parameters. For this, three concentration profiles (5×10 16 , 1×10
17
and 5×10 17 cm −3 ) were analyzed to better explore these trade-offs. The distance from the medium-doped regions to the waveguide was swept to optimize trade-off between access resistance (to improve modulation speed) and optical loss. The final part of the paper shows that the oxide gate thickness is crucial for improving the electro-optical bandwidth. Thus, the greater the oxide gate thickness, the lower the capacitance on the SiO 2 gate and, as a result, the greater the bandwidth offered. On the other hand, this scenario decreases the modulation efficiency and may require high voltages to drive the device. In spite of the fact that the design results have not achieved a high modulation efficiency with high modulation speed, the methodology presented here can be implemented in several silicon photonics modulators, and can be used to explore alternatives to improve these results. In addition, to improve the model accuracy, the poly-Si experimental parameters must be obtained.
